DNguy4Occasional Contributor7 years agoHow Quartus route clock after pll? Hi, If i have the same clock going to two registers, Quartus will ensure that the clock arrives at these two registers at the same time for synchronous design. If I have two clocks with the same fr...Show More
JonWay_alteraFrequent Contributor7 years agoHi @DNguy4 Yes, it will be treated as 2 independent clocks.
Recent DiscussionsQuartus 20.1std compilation fails for Quartus map - Device 10AS057K2F40I1SGIs Quartus Prime Pro 22.4 Compatible with Stratix 10 NX Series Device?Timing analysis - long combinational pathQuartusPro 25.3 Crashed after using the Signal Tap Logic AnalyzerDuplicate_hierarchy_depth / duplicate_register