DNguy4Occasional Contributor7 years agoHow Quartus route clock after pll? Hi, If i have the same clock going to two registers, Quartus will ensure that the clock arrives at these two registers at the same time for synchronous design. If I have two clocks with the same fr...Show More
JonWay_alteraFrequent Contributor7 years agoHi @DNguy4 Yes, it will be treated as 2 independent clocks.
Recent DiscussionsFree Licence for Max+PlusIIMAX10 ADC - getting it to simulate in ModelsimFailed to run ip-setup-simulation:Compile option not saved (reversed to default)How to fix Error(23782): Failed to find an expected report