How do I identify carry/overflow condition in Verilog?

After trying a few examples, I must admit, that I apparently overestimated the Quartus compiler capabilities in this regard. It recognizes the redundancy of behavioral code in some cases but doesn't in others. But it handles the carry chain effectively for a binary counter or adder. So the suggested dummy bit method seems to be almost optimal.