How do I identify carry/overflow condition in Verilog?

I don't understand, what you mean with the general overflow condition in contrast to the above example. In behavioral code (count <= count +1), the overflow condition would be always expressed in a similar way, e.g.