How do I get SignalTap analyzer to stop calculating a different CRC to my FPGA file when I do a simple trigger condition change?

Thanks for the reply but that was one of the first things I tried.

Needless to say it didn't work.

However, I know the change I made is allowed. You can change a trigger signal from rising edge to don't care without a re-compile else what use is the tool?