How do I get SignalTap analyzer to stop calculating a different CRC to my FPGA file when I do a simple trigger condition change?

To know what you shouldn't change to cause a recompile, enable the trigger condition lock mode at the top of the node list. This will prevent you from making changes that will require a recompile and keep your .stp compatible with the current hardware implementation of the logic analyzer.