how can we generate post mapping netlist file when using STRATIX IV

Hello, I usually generate a Verilog Quartus Mapping file (vqm) with a FPGA Cyclone II in order to win time of Analysis&synthesis when i use the vqm file generated in other project NOW I us...