How can I simulate verilog and vhdl in one project with ModelSim-Altera?

I have a IP in vhdl, and I writed a testbench in verilog to test the IP. How can I simulate the project in ModelSim-Altera? Thanks.