How can I generate time limited sof file?

--- Quote Start ---

Thanks, kaz, I understand it. But I don't want made any changes in my code, I just want generate another file. Is it possible?

--- Quote End ---

I doubt it is possible as altera doesn't provide such option for field use.

You may drive the configuration pins to clear the fpga from outside fpga or inside(using counter idea)