ATamb2New Contributor6 years agohow can i fix this problem ? Error (10170): Verilog HDL syntax error at adc.v(2) near text ";"; expecting ".", or an identifier the coding are for ADC implementation on FPGA. Show More
Vicky1Regular Contributor6 years agoHi,Have you resolved the issue?May I know any update?Regards,Vicky
Recent DiscussionsQuartus 13.1 including Signal Tap Licensehow to reduce clock skew between synchronous clockI do not get an eMail with the generated license fileInstaller cannot establish connection with SSL errorQuartus 20.1std compilation fails for Quartus map - Device 10AS057K2F40I1SG