Forum Discussion
Altera_Forum
Honored Contributor
10 years agoWhen I use quartus II generate the IP catalog,the quartus II will build up the verilog file,I was use that file to simulation.As the picture,the asd.v file was the IP catalog build up file. I have just simulate the clock,so I do not use the test bench in this project.