How can I constrain a output signal relative to an internal clock?

I have a design with an async external bus. I simply want to constrain the outputs so that they have a known delay relative to the driving clock of 25 MHz (or really anything known). I compiled the...