Altera_Forum
Honored Contributor
15 years agoHOLD timing violation
I am using timequest and getting a hold timing violation. the launch clock is a 10MHz clock generated from a PLL. the latch clock is 50MHz (from which the 10MHz is derived). my logic is doing an edge...