Forum Discussion
Altera_Forum
Honored Contributor
8 years agoTiming analysis checks to ensure the setup time is not violated. If you use a slower clock, the setup required period is the same, but the time between potential bit changes is now longer. So if it didnt break the setup timing before, it wont now.