HLS not generating the VHDL output

Hi, I designed a matrix block using Intel HLS and compiled.. But why does it generate the Verilog output instead of VHDL ? How to make it to generate the VHDL output? Please help me. Thanks, Ni...