Forum Discussion
Altera_Forum
Honored Contributor
10 years agoHierarchical reference to custom type
I have a state machine defined with the following lines in one of my source files: type SM_STATES is (idle, state1, state2, state3, state4); signal current_state : SM_STATES; In my testbenc...
Altera_Forum
Honored Contributor
10 years agoThanks Tricky - I guess I'll go the package route.
In my model of "the real world", certain events take several seconds to complete. I'm shortening these events in the TB to get a reasonable simulation execution time, but want to have a gross check of the state machine in order to verify that the shortening of events was occurring correctly.