Altera_ForumHonored Contributor10 years agoHelp with port mapping http://www.alteraforum.com/forum/attachment.php?attachmentid=11188&stc=1 How do i do this in the picture with port mapping?Show MoreWIN_20150926_15_58_59_Pro.jpg89 KB
Altera_ForumHonored Contributor10 years agoYou cant do it in the picture - VHDL is a text based language...
Recent Discussionshow to reduce clock skew between synchronous clockDuplicate_hierarchy_depth / duplicate_registerQuartus - Users getting license Notification with new license appliedQuartus messages web search goes to IntelIs Quartus Prime Pro 22.4 Compatible with Stratix 10 NX Series Device 1SN21CEU2F55E2VG?