Altera_ForumHonored Contributor9 years agoHelp needed in VHDL Testbench Hi all, I have written the testbench file in such a manner that I need to perform updowncounting and downcounting based on the value of dir_s. But the problem is, when I execute the code, the di...Show More
Altera_ForumHonored Contributor9 years ago@tricky, anyways, I got the testbench working. Thanks anyways.
Recent DiscussionsCYCLONE IVE ODDR delay mismatchOnce again about CTRL+LTiming analysis - long combinational pathNo access to the Self Service Licensing Center (SSLC)Free Agilex3 license is non-commercial?