Altera_ForumHonored Contributor9 years agoHelp needed in VHDL Testbench Hi all, I have written the testbench file in such a manner that I need to perform updowncounting and downcounting based on the value of dir_s. But the problem is, when I execute the code, the di...Show More
Recent DiscussionsTiming analysis - long combinational pathNo access to the Self Service Licensing Center (SSLC)Once again about CTRL+LFree Agilex3 license is non-commercial?Quartus 13.1 including Signal Tap License