Help. I don't know where it goes wrong and doesn't work. Simulation does not work.

module dfftest( input wire in1; input wire in2; output wire out1; wire SYNTHESIZED_WIRE_7; wire SYNTHESIZED_WIRE_8; wire SYNTHESIZED_WIRE_4; assign SYNTHESIZED_WIRE_7 = 1; assign SYNTHESIZED_...