Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
13 years ago

help for vhdl processing image

Hi, I m new with vhdl, I have an image processing application to describe it with vhdl code, this application, is based on many mathematical function like, convolution, Gaussian filter, integratio...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
13 years ago

C image processing can't be simply copied to VHDL, it has to be basically redesigned. Available FPGA resources suggest a sequential processing of image data stored in FPGA internal or more likely external RAM. Sequential processing involves state machines and sequence controllers, not for loops. HDL iteration schemes are describing parallel processing and tend to make FPGA resource utilization "explode" for large data structures.