HDMI IP Core generation mode settings using Quartus 15.1
I have generated HDMI IP core using Quartus version 15.1. I have generated sink IP (Receiver) and connected our source VIP with that. The output mode signal was "0" which means DVI is set, How ...