Forum Discussion
Altera_Forum
Honored Contributor
17 years agoJust one explanation would be that you have errors in your logic which would cause parts of the circuit to be synthesized out, but when you add outputs as test points those parts would be put back in by the compiler.
Try to use signal probe or signaltap, or better run a simulation in modelsim.