Altera_ForumHonored Contributor8 years agoHardware run result does no match with simulation Hello all,I am working on an OpenCL project for acceleration of image convolution (with max pooling). It produced correct output matrix in simulation, but when I put it in hardware run, the first 2 r...Show More
Altera_ForumHonored Contributor8 years agoThanks for your kindly reply! My edge was properly handled with zero padding :)
Recent DiscussionsTiming analysis - long combinational pathQuartusPro 25.3 Crashed after using the Signal Tap Logic AnalyzerDuplicate_hierarchy_depth / duplicate_registerAutomatically added negative node for TDS output doesn't work with Agilex 5Quartus 20.1std compilation fails for Quartus map - Device 10AS057K2F40I1SG