Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
16 years ago

Getting the simulation time in a testbench

Hi there, does anyone know how to get the simulation time in a VHDL testbench? Is there a better method than just adding how much time was "wait"ed? Thanks for any reply, Kjellski
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
16 years ago

In VHDL

define a variable

variable whatsTheTime : time;

use the now function

whatsTheTime := now;

That will give you the elasped simulation time.

Hope this helps