Getting 'TCL READ VARNAME' error message while simulating.

Successfully compiled n-bit shift register Design & Test bench codes (Verilog). But, as tried for RTL simulation , it throws an error by stating a message as below Error: Error: NativeLink simula...