Forum Discussion
Altera_Forum
Honored Contributor
9 years ago --- Quote Start --- you have an internal signal called something like "sim_i", that connects to sum and read into this new output. You could also switch the compiler to VHDL 2008 and your original code will work just fine. --- Quote End --- Syntactically, How would I connect a "sim_i" to sum?