Generics on the command line

Does anyone know of a way to pass a generic value in to my top-level VHDL design from a command-line build flow? For instance, if my top level file has Generic ( STAMP : integer ); ...