Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
10 years ago

generate clock after a specific number

hi! I started to learn VHDL,so be patient :) also my english is poor :cool: but I try to explain my problem: I try to emulate a code for generate (and delay it by a precise integer) the clo...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
10 years ago

You're not incrementing uscita anywhere.

Moreover, clock isn't being toogle'd.

I'm unable to understand what exactly it does.