Altera_ForumHonored Contributor9 years agogenerate clock after a specific number hi! I started to learn VHDL,so be patient :) also my english is poor :cool: but I try to explain my problem: I try to emulate a code for generate (and delay it by a precise integer) the clo...Show More
Altera_ForumHonored Contributor9 years ago --- Quote Start --- it's for simulation --- Quote End --- Why not just use the 'after' clause to the signal assignment ?
Recent Discussionsrecovery timing issueInstaller cannot establish connection with SSL errorUnable to download QuartusNo access to the Self Service Licensing Center (SSLC)USB-BlasterII mounts as "USB-Blaster variant"