Altera_ForumHonored Contributor10 years agogenerate clock after a specific number hi! I started to learn VHDL,so be patient :) also my english is poor :cool: but I try to explain my problem: I try to emulate a code for generate (and delay it by a precise integer) the clo...Show More
Altera_ForumHonored Contributor10 years ago --- Quote Start --- it's for simulation --- Quote End --- Why not just use the 'after' clause to the signal assignment ?
Recent DiscussionsConnection bit order between hierarchyHow to fix Error(23782): Failed to find an expected reportSolvedQuartus 22.1 and 23.1 Synthesis ErrorCould not link 'vsim_auto_compile.dll' error troubleshooting.Failed to run ip-setup-simulation: