Generate an IP core using Quartus Standard Edition 30-days evaluation period

Hi, I have experience with other FPGA manufacturer and respective tools an now I have to send my VHDL code to other entity/person that will run in an INTEL FPGA (Stratix IV). That entity/pers...