robert_gNew Contributor4 years agoGated clock conversion and state machines I'm having issues with gated clock conversion if there is state machine in gated clock tree. As soon as I remove fsm or select synthesis option to not infer state machines the gated clock conversion ...Show More
RichardT_alteraSuper Contributor4 years agoYou may checkout the Clock-Gating Methods below, see if it meet your design requirement : https://www.intel.com/content/www/us/en/docs/programmable/683082/21-3/recommended-clock-gating-methods.html
Recent DiscussionsQPP 26.1.0 Tools->Generate Simulator Setup Script produces no outputCould not link 'vsim_auto_compile.dll' error troubleshooting.Questa Sim on Windows - linking to external LIBSolvedQuartus did not startFIR IP configured for Interpolation