Sandy1New Contributor4 years agoFpga driving logic 0 to 0.8vI am seeing 0.8V when driving logic 0 from quartus prime on arria 10 device, initial value of the signal is logic 1.
AminT_IntelRegular Contributor4 years agoHello, Can you give me more details of your design and your OPN? Thanks
Recent Discussionshow to reduce clock skew between synchronous clockerror in JTAG server (error code 35) and autodetect (unable to scan device chain) Quartus 18.1Unable to detect the deviceQuartus Eda_Writer keeps crashingTensor block usage