Forcing FPGA signal using SignalTap Logic Analizer

Hi. I am looking some possibility to force Altera's internal signals (wires or registers) using Quartus tools. As I remember, in Xilinx development tool ISE I could assign values to internal sig...