For better simulation performance what mode of ALTPLL is recommended?

Hello, I am working on a FPGA as functional verification engineer. We are using ALTPLL in our simulation and it is currently using more than 60% of simulator resources (altera_mf.v). Do you ...