Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
10 years ago

For better simulation performance what mode of ALTPLL is recommended?

Hello, I am working on a FPGA as functional verification engineer. We are using ALTPLL in our simulation and it is currently using more than 60% of simulator resources (altera_mf.v). Do you ...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
10 years ago

The only time you would want to simulate the PLL is if your code manipulates or re-configures it and you want to test that feature. If you just have the PLL set to generate a fixed set of clocks, write some code in your testbench to provide them in place of the PLL simulation.