Forum Discussion
Altera_Forum
Honored Contributor
10 years agoYOu cannot use this to generate the testbench, you need to observe what command that had been used in the .vwf file and change the option from vht vt. something like -vhdl to - verilog. And use command prompt to insert the full command for the generation of testbench