Forum Discussion
Altera_Forum
Honored Contributor
14 years agoa work around might be creating a dummy SFL .sof, loading it first, then running the above command. since the command worked after you used the GUI to program the .jic (the .jic SFL was still loaded in the FPGA), this solution should work