Error in gate-level timing simulation using modelsim

When the design is synthesized and the FPGA target is either CYCLONE or CYCLONEII, the gate-level timing simulation operates properly. But, when the same design is synthesized and the target FPGA is ...