Forum Discussion
Altera_Forum
Honored Contributor
10 years agoIt just maybe your design is too big for the FPGA. One other solution is to try and recompile with the --high-effort flag and see.
It just maybe your design is too big for the FPGA. One other solution is to try and recompile with the --high-effort flag and see.