Forum Discussion
AEsqu
Contributor
4 years agoError (10644): Verilog HDL error at flexspi_dqs_phase_chain.v(81): this block requires a name
Hello,
Error (10644): Verilog HDL error at flexspi_dqs_phase_chain.v(81): this block requires a name
This not supported verilog coding style seems still not supported by quartus 21.1.0 (latest ...
YEan
Contributor
4 years agoHi,
I have try to recreate the project but I can't duplicate the error. I have attached my design below, could you please modified the design?
Thank you.
Best regards,
Ean