Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
14 years ago

Error (10430): VHDL Primary Unit Declaration:already exists in library "work"

Hi all, in QuartusII web edition, I tried to compile a simple VHDL project and the result is this error message: error (10430): vhdl primary unit declaration error at clk_div.vhd(56): primar...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
14 years ago

I solved the problem, but now in this project there is another error:

critical warning: synopsys design constraints file file not found: 'clkdiv.sdc'. a synopsys design constraints file is required by the timequest timing analyzer to get proper timing constraints. without it, the compiler will not properly optimize the design.

Have I to create a .sdc file?