Forum Discussion
Altera_Forum
Honored Contributor
12 years agoit looks like you are trying to approach Verilog more like software than hardware based on the use of gnt_valid. read up on for loops in Verilog
it looks like you are trying to approach Verilog more like software than hardware based on the use of gnt_valid. read up on for loops in Verilog