Forum Discussion
Altera_Forum
Honored Contributor
12 years agoIn simple words, a signal can't be asigned a value more than once in concurrent code or in more than one process.
In hardware terms, it's like two logic outputs driving one signal without a mux. You'll find more detailed information in your favourite VHDL text book.