Altera_ForumHonored Contributor10 years agoentity problem/errors with easy counter Hello guys, I am new to VHDL, but I am having some problem with my entitiy creation. The design below counts the number of leading zeros in a binary vector, starting from the left end. But i ...Show More
Altera_ForumHonored Contributor10 years agoNo worries, it's easy to miss, I do it plenty of times myself.
Recent DiscussionsConnection bit order between hierarchyFree Licence for Max+PlusIIMAX10 ADC - getting it to simulate in ModelsimFailed to run ip-setup-simulation:Compile option not saved (reversed to default)