Altera_ForumHonored Contributor18 years agoEmulation and writing drivers Hi all, Once I designed an FIR and loaded it into the FPGA. I want to write drivers to input data to this FIR (which is in now on the FPGA) and read back the output and verifi the output. ...Show More
Altera_ForumHonored Contributor18 years agoAre you using the FIR compiler from Altera or your own FIR?
Recent DiscussionsTiming analysis - long combinational pathQuartusPro 25.3 Crashed after using the Signal Tap Logic AnalyzerDuplicate_hierarchy_depth / duplicate_registerAutomatically added negative node for TDS output doesn't work with Agilex 5Quartus 20.1std compilation fails for Quartus map - Device 10AS057K2F40I1SG