Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
13 years ago

Does VHDL has blocking and non blocking assignments?

I am a starter in VHDL (I only know Verilog before). I read some tutorial about VHDL. Now I am confused about assignment in VHDL. Does VHDL has blocking and non blocking assignments which are similar...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
13 years ago

--- Quote Start ---

What is mean of "continuous assignments"? Do you mean "unblocking assignment" in Verilog?

--- Quote End ---

I thought you are familiar with Verilog terminology. Continuous assignments is the Verilog term for assignments outside procedures (always, function, task etc). 

assign f=(x1 && x2) || x3;
They are neither blocking nor non-blocking.

VHDL is using <= for the same kind of assignments (assignments outside a process).