Does Quartus support VHDL external names in synthesis code?

As about your issue, you can check if it is available a 30 day trial version for Quartus Pro version just for test.

Did you try signal tap this signal?

--

Best regards,

Ivan

See, the signal goes to an FPGA pin and then goes through a huge amount of logic until it reaches the design portion where it invokes an action. The problem is that, when the signal is deasserted at the FPGA pin, there is several ms delay until the expected action is invoked by the design. This signal is supposed to cause immediate action when deasserted. Therefore, I suspect that the huge latency is coming from the all the logic that this signal passes through. I need to prove this to my boss. Therefore, I need to show him the external signal going into the FPGA, and the version that goes into specific part of the design to invoke an action, side by side.

Signal tap won't have enough depth to show the two signals side by side for several ms.

Well, ok, I got it. You need to write a long sequence of data, and you can't use signal tap acquisition directly.

Well, ok, there some other variants.

First of all it is possible to use Storage qualifier feature,

if there are some long idle states during acquisition when changing type from Continuous acquisition to for example transitional you probably will manage to acquire all the changes.

Secondly, you maybe can decrease sample clock frequency so signal tap could fit into the FPGA.

Finally, you could use segmented type of acquisition (similar effect as with clock freq decreasing)

Hope that helps.

--

Best regards,

Ivan