Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
12 years ago

Division on the last outputs in vhdl

hi all, counter count the number of input samples then the counter output (n) and i want to check if the numbers of samples is even do that (n*n) or if odd make that ((n*n)-1) will be somethin...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
12 years ago

You should also ask yourself whether you actually need to do the division at all.

Maybe you can rearrange the maths so it isn't needed.

If you don't need to do a division every clock, can you do a long division generating one bit every clock.

If absolute accuracy isn't required a 'multiply by reciprocal' could be used - especially if only dividing by a few known values.