Different PLLs' output phase controlling issue

Hello everyone: I have a question about PLL need your help. System description: There are 11 veneers, and there are two same FPGAs on each board. The input clocks for each FPGA are from sa...