Altera_Forum
Honored Contributor
Honored ContributorDifference of 2 process?
I have a VHDL code for process as below: process (vin_clk) begin
if rising_edge(vin_clk) then
if (rst_n = '0') then
data_cnt <= "000000000000";
elsif (fr...
